

# TWIN-CELL FLASH MEMORY STRUCTURE AND METHOD

## Abstract of the Disclosure

A programmable memory cell structure that includes a pair of memory cells is provided. Each pair of memory cells includes a shared control gate and first and second floating gates present about the shared control gate. The first and second floating gates have respective gate regions disposed on respective sides of the control gate. Dielectric structures are present between the control gate and respective ones of the gate regions of the floating gates. The control gate and gates of the first and second floating gates are formed within a single lithographic square.

## Figures

Figure 1: A line graph showing the relationship between the number of hours spent studying and the score on a test. The x-axis represents the number of hours (0 to 10), and the y-axis represents the score (0 to 100). The data points are as follows:

Hours	Score
0	0
1	10
2	20
3	30
4	40
5	50
6	60
7	70
8	80
9	90
10	100

## Figures

Small vertical text or artifacts on the left margin.